A Formal Verification Methodology for DDD Mode Pacemaker Control Programs
نویسندگان
چکیده
منابع مشابه
A Practical Verification Methodology for Concurrent Programs
We describe a methodology for reasoning about realistic concurrent programs. Our methodology allows two-state invariants that span multiple objects without sacrificing threador data-modularity, as well as the derived construction of first-class objects that capture knowledge about the system state. The methodology has been implemented in an automatic sound verifier for concurrent C programs bei...
متن کاملFormal Verification of Programs
It is argued that formal verification ofThis paper introduced weakest preconditions.programs, no matter how obtained, will not play the same key role in the development of computer sci-Dijkstra76ence and software engineering as proofs do inDijkstra, E. W. A Discipline of Programming.mathematics. Furthermore the absence of continuity, the inevitability of change, and the ...
متن کاملFatal elective DDD-pacemaker implantation
A 76-year-old patient with a medical history of hypertension, type 2 diabetes mellitus and moderate valvular aortic stenosis underwent cephalic DDD pacemaker implantation because of fatigue and a 3rd degree atrioventricular block with a ventricular escape rhythm of 45 beats per minute. After implantation, he complained about stabbing chest pains. A chest radiograph did not reveal any signs of a...
متن کاملFormal Verification of MIX Programs
We introduce a methodology to formally verify MIX programs. It consists in annotating a MIX program with logical annotations and then to turn it into a set of purely sequential programs on which classical techniques can be applied. Contrary to other approaches of verification of unstructured programs, we do not impose the location of annotations but only the existence of at least one invariant ...
متن کاملFormal Verification of PLC Programs
This paper presents an approach to the verification of programs for programmable logic controllers (PLCs) using SMV, a software package for formal verification of state transition systems. Binary PLC programs are converted directly into SMV modules that retain the variable names and execution sequences of the original programs. The system being controlled is modeled by a C/E system block diagra...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Electrical and Computer Engineering
سال: 2015
ISSN: 2090-0147,2090-0155
DOI: 10.1155/2015/939028